

# 12-Bit, 170/210 MSPS 3.3 V A/D Converter

# AD9430

#### **FEATURES**

**SNR = 65 dB @ fIN = 70 MHz @ 210 MSPS**  ENOB of 10.6 @ f<sub>IN</sub> = 70 MHz @ 210 MSPS (-0.5 dBFS) SFDR = 80 dBc @ f<sub>IN</sub> = 70 MHz @ 210 MSPS (-0.5 dBFS) **Excellent linearity: DNL = ±0.3 LSB (typical) INL = ±0.5 LSB (typical) 2 output data options: Demultiplexed 3.3 V CMOS outputs each @ 105 MSPS Interleaved or parallel data output option LVDS at 210 MSPS 700 MHz full-power analog bandwidth On-chip reference and track-and-hold Power dissipation = 1.3 W typical @ 210 MSPS 1.5 V input voltage range 3.3 V supply operation Output data format option Data sync input and data clock output provided Clock duty cycle stabilizer** 

#### **APPLICATIONS**

**Rev. C** 

**Wireless and wired broadband communications Cable reverse path Communications test equipment Radar and satellite subsystems Power amplifier linearization** 

### **GENERAL DESCRIPTION**

The AD9430 is a 12-bit monolithic sampling analog-to-digital converter optimized for high performance, low power, and ease of use. The product operates up to a 210 MSPS conversion rate and is optimized for outstanding dynamic performance in wideband carrier and broadband systems. All necessary functions, including a track-and-hold (T/H) and reference, are included on the chip to provide a complete conversion solution.

The ADC requires a 3.3 V power supply and a differential ENCODE clock for full performance operation. The digital outputs are TTL/CMOS or LVDS compatible and support either twos complement or offset binary format. Separate output power supply pins support interfacing with 3.3 V or 2.5 V CMOS logic.

### **FUNCTIONAL BLOCK DIAGRAM**



Figure 1. Functional Block Diagram

Two output buses support demultiplexed data up to 105 MSPS rates in CMOS mode. A data sync input is supported for proper output data port alignment in CMOS mode, and a data clock output is available for proper output data timing. In LVDS mode, the chip provides data at the ENCODE clock rate.

Fabricated on an advanced BiCMOS process, the AD9430 is available in a 100-lead, surface-mount plastic package (100 e-PAD TQFP) specified over the industrial temperature range ( $-40^{\circ}$ C to  $+85^{\circ}$ C).

### **PRODUCT HIGHLIGHTS**

- 1. High performance. Maintains 65 dB SNR @ 210 MSPS with a 65 MHz input.
- 2. Low power. Consumes only 1.3 W @ 210 MSPS.
- 3. Ease of use.

LVDS output data and output clock signal allow interface to current FPGA technology. The on-chip reference and sample/hold provide flexibility in system design. Use of a single 3.3 V supply simplifies system power supply design.

- 4. Out of range (OR). The OR output bit indicates when the input signal is beyond the selected input range.
- 5. Pin compatible with 10-bit AD9411 (LVDS only).

# **TABLE OF CONTENTS**





### **REVISION HISTORY**

#### **11/04—Rev. B to Rev. C**



### **7/03—Rev. A to Rev. B**



### **3/03—Rev. 0 to Rev. A**





**5/02—Revision 0: Initial Version** 

### <span id="page-3-0"></span>DC SPECIFICATIONS

AVDD = 3.3 V, DRVDD = 3.3 V,  $T_{MIN} = -40^{\circ}C$ ,  $T_{MAX} = +85^{\circ}C$ ,  $f_{IN} = -0.5$  dBFS, internal reference, full scale = 1.536 V, LVDS output mode, unless otherwise noted.

#### **Table** 1**.**



<span id="page-3-3"></span><sup>1</sup> Internal reference mode; SENSE = Floats.

<span id="page-3-2"></span><span id="page-3-1"></span> $\overline{a}$ 

<span id="page-3-4"></span>' Internal reference mode; SENSE = Floats.<br><sup>2</sup> External reference mode; SENSE = DRVDD, VREF driven by external 1.23 V reference.

<span id="page-3-5"></span> $^3$  S5 (Pin 1) = GND. See Analog Input section. S5 = GND in all dc, ac tests unless otherwise specified.<br><sup>4</sup> lave and lesse are measured with an analog input of 10.3 MHz =0.5 dRFS, sine wave, rated ENCOD

<span id="page-3-6"></span><sup>4</sup> l<sub>AVDD</sub> and l<sub>DRVDD</sub> are measured with an analog input of 10.3 MHz, -0.5 dBFS, sine wave, rated ENCODE rate, and in LVDS output mode. See Typical Performance Characteristics and Application Notes sections for I<sub>DRVDD</sub>. Power consumption is measured with a dc input at rated ENCODE rate in LVDS output mode. <sup>5</sup> I<sub>AVDD</sub> and I<sub>DRVDD</sub> are measured with an analog input of 10.3 MHz, -0.5 dBFS, sine wave, rated ENCODE rate, and in CMOS output mode. See Typical Performance

Characteristics and Application Notes sections for I<sub>DRVDD</sub>. Power consumption is measured with a dc input at rated ENCODE rate in CMOS output mode.

### <span id="page-4-0"></span>AC SPECIFICATIONS

AVDD = 3.3 V, DRVDD = 3.3 V,  $T_{MIN} = -40^{\circ}C$ ,  $T_{MAX} = +85^{\circ}C$ ,  $f_{IN} = -0.5$  dBFS, internal reference, full scale = 1.536 V, LVDS output mode, unless otherwise noted.

**Table [21](#page-4-2) .** 



<span id="page-4-2"></span><sup>1</sup> All ac specifications tested by driving CLK+ and CLK– differentially.<br><sup>2</sup> F1 = 28.3 MHz, F2 = 29.3 MHz.

<span id="page-4-1"></span>

 $\overline{a}$ 

### <span id="page-5-0"></span>DIGITAL SPECIFICATIONS

AVDD = 3.3 V, DRVDD = 3.3 V, T<sub>MIN</sub> =  $-40^{\circ}$ C, T<sub>MAX</sub> =  $+85^{\circ}$ C, unless otherwise noted.

**Table 3.** 

<span id="page-5-2"></span> $\overline{a}$ 



<span id="page-5-4"></span><span id="page-5-3"></span><sup>1</sup> ENCODE and DS inputs identical on-chip. See Equivalent Circuits section.<br><sup>2</sup> All ac specifications tested by driving CLK+ and CLK− differentially, |(CLK+) − (CLK−)| > 200 mV.

<span id="page-5-5"></span><sup>3</sup> ENCODE inputs' common mode can be externally set, such that 0.9 V < ENC $\pm$  < 2.6 V.<br><sup>4</sup> Digital output logic levels: DRVDD – 3.3 V. Core – 5. pF

<span id="page-5-6"></span><sup>4</sup> Digital output logic levels: DRVDD = 3.3 V,  $C_{\text{LOAD}} = 5$  pF.

<span id="page-5-1"></span><sup>5</sup> LVDS R<sub>TERM</sub> = 100 Ω, LVDS output current set resistor (R<sub>SET</sub>) = 3.74 kΩ (1% tolerance).

### <span id="page-6-0"></span>SWITCHING SPECIFICATIONS

AVDD = 3.3 V, DRVDD = 3.3 V,  $T_{MIN} = -40^{\circ}C$ ,  $T_{MAX} = +85^{\circ}C$ , unless otherwise noted.)

#### **Table 4.**

<span id="page-6-3"></span><span id="page-6-2"></span>

<span id="page-6-4"></span>1 All ac specifications tested by driving CLK+ and CLK– differentially. 2 DS inputs used in CMOS mode only.

<span id="page-6-1"></span> $\overline{a}$ 

<span id="page-7-0"></span>

Figure 2. CMOS Timing Diagram



Figure 3. LVDS Timing Diagram

### <span id="page-8-0"></span>ABSOLUTE MAXIMUM RATINGS

#### **Table 5.**

 $\overline{a}$ 



<span id="page-8-1"></span><sup>1</sup> Typical  $\theta_{JA}$  = 32°C/W (heat slug not soldered); typical  $\theta_{JA}$  = 25°C/W (heat slug soldered) for multilayer board in still air with solid ground plane.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **EXPLANATION OF TEST LEVELS**

Test Level

- I. 100% production tested.
- II. 100% production tested at 25°C and sample tested at specified temperatures.
- III. Sample tested only.
- IV. Parameter is guaranteed by design and characterization testing.
- V. Parameter is a typical value only.
- VI. 100% production tested at 25°C; guaranteed by design and characterization testing for industrial temperature range; 100% production tested at temperature extremes for military devices.

#### **ESD CAUTION**

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



### <span id="page-9-0"></span>PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



Figure 4. CMOS Dual-Mode Pinout



<span id="page-10-2"></span><span id="page-10-1"></span>

<sup>1</sup> AGND and DRGND should be tied together to a common ground plane.

 $\overline{a}$ 

<span id="page-10-0"></span>l.



Figure 5. LVDS Mode Pinout

**Table 7. Pin Function Descriptions (LVDS Mode)** 



<sup>1</sup> AGND and DRGND should be tied together to a common ground plane.

<span id="page-12-0"></span> $\overline{a}$ 

### <span id="page-13-0"></span>**TERMINOLOGY**

#### **Analog Bandwidth**

The analog input frequency at which the spectral power of the fundamental frequency (as determined by the FFT analysis) is reduced by 3 dB.

### **Aperture Delay**

The delay between the 50% point of the rising edge of the ENCODE command and the instant at which the analog input is sampled.

#### **Aperture Uncertainty (Jitter)**

The sample-to-sample variation in aperture delay.

### **Crosstalk**

Coupling onto one channel being driven by a low level (–40 dBFS) signal when the adjacent interfering channel is driven by a full-scale signal.

### **Differential Analog Input Resistance, Differential Analog**

**Input Capacitance, and Differential Analog Input Impedance**  The real and complex impedances measured at each analog input port. The resistance is measured statically and the capacitance and differential input impedances are measured with a network analyzer.

### **Differential Analog Input Voltage Range**

The peak-to-peak differential voltage that must be applied to the converter to generate a full-scale response. Peak differential voltage is computed by observing the voltage on a single pin and subtracting the voltage from the other pin, which is 180° out of phase. Peak-to-peak differential is computed by rotating the input's phase 180° and again taking the peak measurement. The difference is then computed between both peak measurements.

#### **Differential Nonlinearity**

The deviation of any code width from an ideal 1 LSB step.

### **Effective Number of Bits (ENOB)**

Calculated from the measured SNR based on the equation

$$
ENOB = \frac{SNR_{MEASURED} - 1.76dB}{6.02}
$$

### **ENCODE Pulse Width/Duty Cycle**

Pulse width high is the minimum amount of time the ENCODE pulse (clock pulse) should be left in Logic 1 state to achieve rated performance; pulse width low is the minimum time the ENCODE pulse should be left in low state. See timing implications of changing t<sub>EH</sub> in the Application Notes, Encode Input section. At a given clock rate, these specifications define an acceptable ENCODE duty cycle.

### **Full-Scale Input Power**

Expressed in dBm. Computed using the following equation:

$$
Power_{FULISCALE} = 10 \log \left( \frac{V^2_{FULISCALE\ RMS}}{\frac{Z_{INPUT}}{0.001}} \right)
$$

#### **Gain Error**

The difference between the measured and ideal full-scale input voltage range of the ADC.

#### **Harmonic Distortion, Second**

The ratio of the rms signal amplitude to the rms value of the second harmonic component, reported in dBc.

#### **Harmonic Distortion, Third**

The ratio of the rms signal amplitude to the rms value of the third harmonic component, reported in dBc.

#### **Integral Nonlinearity**

The deviation of the transfer function from a reference line measured in fractions of 1 LSB using a "best straight line" determined by a least square curve fit.

#### **Minimum Conversion Rate**

The ENCODE rate at which the SNR of the lowest analog signal frequency drops by no more than 3 dB below the guaranteed limit.

#### **Maximum Conversion Rate**

The ENCODE rate at which parametric testing is performed.

#### **Output Propagation Delay**

The delay between a differential crossing of CLK+ and CLK– and the time when all output data bits are within valid logic levels.

#### **Noise (for Any Range within the ADC)**

Calculated as follows:

$$
V_{NOISE} = \sqrt{Z \times 0.001 \times 10 \left(\frac{FS_{dBM} - SNR_{dBc} - Signal_{dBFS}}{10}\right)}
$$

where *Z* is the input impedance, *FS* is the full scale of the device for the frequency in question, *SNR* is the value of the particular input level, and *Signal* is the signal level within the ADC, reported in dB below full scale. This value includes input levels both thermal and quantization noise.

#### **Power Supply Rejection Ratio**

The ratio of a change in input offset voltage to a change in power supply voltage.

#### **Signal-to-Noise-and-Distortion (SINAD)**

The ratio of the rms signal amplitude (set 1 dB below full scale) to the rms value of the sum of all other spectral components, including harmonics but excluding dc.

#### **Signal-to-Noise Ratio (without Harmonics)**

The ratio of the rms signal amplitude (set at 1 dB below full scale) to the rms value of the sum of all other spectral components, excluding the first five harmonics and dc.

#### **Spurious-Free Dynamic Range (SFDR)**

The ratio of the rms signal amplitude to the rms value of the peak spurious spectral component. The peak spurious component may or may not be a harmonic. May be reported in dBc (i.e., degrades as signal level is lowered) or dBFS (always related back to converter full scale).

#### **Two-Tone Intermodulation Distortion Rejection**

The ratio of the rms value of either input tone to the rms value of the worst third-order intermodulation product; reported in dBc.

#### **Two-Tone SFDR**

The ratio of the rms value of either input tone to the rms value of the peak spurious component. The peak spurious component may or may not be an IMD product. May be reported in dBc (i.e., degrades as signal level is lowered) or in dBFS (always related back to converter full scale).

#### **Worst Other Spur**

The ratio of the rms signal amplitude to the rms value of the worst spurious component (excluding the second and third harmonic) reported in dBc.

#### **Transient Response Time**

The time it takes for the ADC to reacquire the analog input after a transient from 10% above negative full scale to 10% below positive full scale.

#### **Out-of-Range Recovery Time**

The time it takes for the ADC to reacquire the analog input after a transient from 10% above positive full scale to 10% above negative full scale, or from 10% below negative full scale to 10% below positive full scale.

### <span id="page-15-1"></span><span id="page-15-0"></span>EQUIVALENT CIRCUITS







Figure 7. Analog Inputs



Figure 8. S1-S5 Inputs



Figure 9. VREF, SENSE I/O



Figure 10. Data Outputs (CMOS Mode)



Figure 11. Data Outputs (LVDS Mode)

### <span id="page-16-0"></span>TYPICAL PERFORMANCE CHARACTERISTICS

Charts at 170 MSPS, 210 MSPS for -170, -210 grades, respectively. AVDD, DRVDD = 3.3 V, T = 25C, A<sub>IN</sub> differential drive, Full scale = 1.536 V, internal reference unless otherwise noted.



Figure 12. FFT: f<sub>s</sub> = 170 MSPS, A<sub>IN</sub> = 10.3 MHz @ -0.5 dBFS, LVDS Mode



Figure 13. FFT:  $f_s = 170$  MSPS,  $A_{IN} = 65$  MHz @ -0.5 dBFS, LVDS Mode



Figure 14. FFT:  $f_s = 170$  MSPS,  $A_{IN} = 65$  MHz @ -0.5 dBFS, CMOS Mode



Figure 15. FFT:  $f_s = 170$  MSPS,  $A_{IN} = 10.3$ , MHz @ -0.5 dBFS, Single-Ended Input, Full Scale = 0.76 V, LVDS Mode



Figure 16. FFT:  $f_s = 210$  MSPS,  $A_N = 10.3$  MHZ @ -0.5 dBFS, LVDS Mode



Figure 17. FFT:  $f_s = 210$  MSPS,  $A_{IN} = 65$  MHz @ -0.5 dBFS, CMOS Mode



Figure 18. FFT:  $f_s = 210$  MSPS,  $A_{IN} = 65$  MHz @ -0.5 dBFS, LVDS Mode



Figure 19. SNR, SINAD, and SFDR vs. A<sub>IN</sub> Frequency,  $f_s = 210$  MSPS, A<sub>IN</sub> @ -0.5 dBFS, LVDS Mode



Figure 20. Harmonic Distortion (Second and Third) and SFDR vs. A<sub>IN</sub> Frequency



Figure 21. FFT:  $f_s = 213$  MSP,  $A_{IN} = 100$  MHz @ -0.5 dBFS, LVDS Mode



Figure 22. SNR, and SINAD vs.  $A_{IN}$  Frequency;  $f_s = 210$  MSPS,  $A_{IN}$  @ -0.5 dBFS, LVDS Mode, Full Scale = 0.76 V



Figure 23. Harmonic Distortion (Second and Third) and SFDR vs.  $A_{IN}$  Frequency,  $f_s = 170$  MSPS, CMOS Mode



Figure 24. SNR, and SINAD vs. A<sub>IN</sub> Frequency;  $f_s = 170$ , 210 MSPS,  $A_{IN} @ -0.5$  dBFS, LVDS Mode











Figure 27. Two-Tone Intermodulation Distortion (59 MHz and 60 MHz), LVDS Mode,  $f_s = 210$  MSPS



Figure 28. SINAD and SFDR vs. Clock Rate  $(A_{IN} = 10.3 \text{ MHz} \otimes -0.5 \text{ dBFS}, \text{LVDS Mode}), -170 \text{ Grade}$ 



Figure 29. SNR, and SINAD, SFDR vs. Clock Rate  $(A_{IN} = 10.3 \text{ MHz}, @ -0.5 \text{ dBFS})$ , LVDS Mode, -210 Grade



Figure 30. IAVDD and IDRVDD VS. Clock Rate (A<sub>IN</sub> = 10.3 MHz @ -0.5 dBFS) 170 MSPS Grade,  $C_{\text{LOAD}} = 5pF$ 



Figure 31. IAVDD and IDRVDD VS. Clock Rate  $(A_{IN} = 10.3 \text{ MHz} \text{ @ } -0.5 \text{ dBFS}$ ) 210 MSPS Grade, C<sub>LOAD</sub> = 5 pF







Figure 33. SNR, SINAD, and SFDR vs. ENCODE Pulse Width High, (A<sub>IN</sub> = 10.3 MHz @ -0.5 dBFS, 210 MSPS, LVDS)



Figure 34. VREFOUT VS. ILOAD



Figure 35. Full-Scale Gain Error vs. Temperature (A<sub>IN</sub> = 10.3 MHz @ -0.5 dBFS, 170 MSPS/210 MSPS, LVDS)











Figure 38. SINAD vs. Temperature, AVDD  $(A_{IN} = 70$  MHz  $@$  -0.5 dB, 210 MSPS, LVDS Mode)



Figure 39. Typical INL Plot ( $A_{IN}$  = 10.3 MHz @ -0.5 dBFS, 170 MSPS, LVDS)



Figure 40. Typical DNL Plot ( $A_{IN}$  = 10.3 MHz @ -0.5 dBFS)



Figure 41. SFDR vs. A<sub>IN</sub> Input Level, A<sub>IN</sub>@ 10.3MHz,170 MSPS, LVDS Mode



Figure 42. SFDR vs. AIN Input Level, AIN @ 10.3 MHz, 210 MSPS, LVDS/CMOS Modes



<span id="page-21-0"></span>Figure 43. SFDR vs. A<sub>IN</sub> Input Level, A<sub>IN</sub> @ 10.3 MHz, 210 MSPS, LVDS Mode,  $Full Scale = 0.76 V/1.536 V$ 



Figure 44. Noise Power Ratio Plot



Figure 45. W-CDMA Four Channels Centered at 38.4 MHz,  $f_s = 153.6$  MHz, LVDS Mode



Figure 46. SNR, and SINAD. SFDR vs. Full-Scale Range, S5 = 0, Full-Scale Range Varied by Adjusting VREF, 170 MSPS



Figure 47. Propagation Delay vs. Temperature, LVDS Mode, 170 MSPS/210 MSPS







Figure 49. LVDS Output Swing, Common-Mode Voltage vs. RSET, Placed at LVDSBIAS, 170 MSPS/210 MSPS

### <span id="page-23-0"></span>APPLICATION NOTES

### **THEORY OF OPERATION**

The AD9430 architecture is optimized for high speed and ease of use. The analog inputs drive an integrated high bandwidth track-and-hold circuit that samples the signal prior to quantization by the 12-bit core. For ease of use, the part includes an on-board reference and input logic that accepts TTL, CMOS, or LVPECL levels. The digital output's logic levels are user selectable as standard 3 V CMOS or LVDS (ANSI-644 compatible) via Pin S2.

### **ENCODE INPUT**

Any high speed A/D converter is extremely sensitive to the quality of the sampling clock provided by the user. A track-andhold circuit is essentially a mixer, and any noise, distortion, or timing jitter on the clock is combined with the desired signal at the A/D output. For that reason, considerable care has been taken in the design of the clock inputs of the AD9430, and the user is advised to give careful thought to the clock source.

The AD9430 has an internal clock duty cycle stabilization circuit that locks to the rising edge of CLK+ and optimizes timing internally. This allows for a wide range of input duty cycles at the input without degrading performance. Jitter in the rising edge of the input is still of paramount concern and is not reduced by the internal stabilization circuit. The duty cycle control loop does not function for clock rates less than 30 MHz nominally. The loop has a time constant associated



with it that needs to be considered in applications where the clock rate can change dynamically, requiring a wait time of 1.5 µs to 5 µs after a dynamic clock frequency increase before valid data is available. This circuit is always on and cannot be disabled by the user.

The clock inputs are internally biased to 1.5 V (nominal) and support either differential or single-ended signals. For best dynamic performance, a differential signal is recommended. An MC100LVEL16 performs well in the circuit to drive the clock inputs, as illustrated in [Figure 50.](#page-23-2) (For trace lengths > 2 inches, a standard LVPECL termination is recommended rather than the simple pull-down as shown.) Note that for this low voltage PECL device, the ac coupling is optional.

<span id="page-23-2"></span>

Figure 50. Driving Clock Inputs with LVEL16

<span id="page-23-3"></span>

<span id="page-23-4"></span><sup>1</sup> X = Don't care.<br><sup>2</sup> S4 used in CMC

 $\overline{a}$ 

<span id="page-23-5"></span><sup>2</sup> S4 used in CMOS mode only (S2 = 0). S1 to S5 all have 30 kΩ-resistive pull-downs on-chip.<br><sup>3</sup> S5 full-scale adjust (see Analog Inputs section).

In interleaved mode, output data on Port A is offset from output data changes on Port B by one-half output clock cycle:

<span id="page-23-1"></span>

### <span id="page-24-0"></span>**ANALOG INPUT**

The analog input to the AD9430 is a differential buffer. For best dynamic performance, impedances at VIN+ and VIN– should match. The analog input is optimized to provide superior wideband performance and requires that the analog inputs be driven differentially. SNR and SINAD performance degrades significantly if the analog input is driven with a singleended signal.

A wideband transformer, such as Mini-Circuits' ADT1-1WT, can provide the differential analog inputs for applications that require a single-ended-to-differential conversion. Both analog inputs are self-biased by an on-chip resistor divider to a nominal 2.8 V. (See the [Equivalent Circuits s](#page-15-1)ection.)

Special care was taken in the design of the analog input section of the AD9430 to prevent damage and corruption of data when the input is overdriven. The nominal differential input range is approximately 1.5 V p-p  $\sim$  (768 mV  $\times$  2). Note that the best performance is achieved with  $S5 = 0$  (full-scale = 1.5). See [Figure 43.](#page-21-0) 



Figure 52. Differential Analog Input Range



Figure 53. Single-Ended Analog Input Range

### **DS INPUTS (DS+, DS–)**

In CMOS output mode, the data sync inputs (DS+, DS–) can be used in applications that require a given sample to appear at a specific output port (A or B) relative to a given external timing signal. The DS inputs can also be used to synchronize two or more ADCs in a system to maintain phasing between Ports A and B on separate ADCs (in effect, synchronizing multiple DCO outputs). When DS+ is held high (DS– low), the ADC data outputs and clock do not switch and are held static. Synchronization is accomplished by the assertion (falling edge) of DS+ within the timing constraints tsps and t<sub>HDS</sub>, relative to a clock rising edge. (On initial synchronization, tHDS is not relevant.) If  $DS+$  falls within the required setup time ( $t_{SDS}$ ) before a given clock rising edge N, the analog value at that point in time will be digitized and available at Port A, 14 cycles later in interleaved mode.

The very next sample,  $N + 1$ , is sampled by the next rising clock edge and available at Port B, 14 cycles after that clock edge. In dual parallel mode, Port A has a 15-cycle latency and Port B has a 14-cycle latency, but data is available at the same time. Driving each ADC's DS inputs by the same sync signals accomplishes this. An easy way to accomplish synchronization is by a onetime sync at power-on reset. Note that when running the AD9430 in LVDS mode, set DS+ to ground and DS– to 3.3 V, as the DS inputs are relevant only in CMOS output mode, simplifying the design for some applications as well as affording superior SNR/SINAD performance at higher encode/analog frequencies.

### **CMOS OUTPUTS**

The off-chip drivers on the chip can be configured to provide CMOS compatible output levels via Pin S2. The CMOS digital outputs (S2 = 0) are TTL/CMOS compatible for lower power consumption. The outputs are biased from a separate supply (DRVDD), allowing easy interface to external logic. The outputs are CMOS devices that swing from ground to DRVDD (with no dc load). It is recommended to minimize the capacitive load the ADC drives by keeping the output traces short  $(< 1$  inch, for a total CLOAD < 5 pF). When operating in CMOS mode, it is also recommended to place low value (20  $Ω$ ) series damping resistors on the data lines to reduce switching transient effects on performance.

### **LVDS OUTPUTS**

The off-chip drivers on the chip can be configured to provide LVDS compatible output levels via Pin S2. LVDS outputs are available when  $S2 = V_{DD}$  and a 3.74 kΩ RSET resistor is placed at Pin 7 (LVDSBIAS) to ground. The RSET resistor current is ratioed on-chip, setting the output current at each output equal to a nominal 3.5 mA (11 × IRSET). A 100 Ω differential termination resistor placed at the LVDS receiver inputs results

<span id="page-25-0"></span>in a nominal 350 mV swing at the receiver. LVDS mode facilitates interfacing with LVDS receivers in custom ASICs and FPGAs that have LVDS capability for superior switching performance in noisy environments. Single point-to-point net topologies are recommended with a 100 Ω termination resistor as close to the receiver as possible. It is recommended to keep the trace length two inches maximum and to keep differential output trace lengths as equal as possible.

### **CLOCK OUTPUTS (DCO+, DCO–)**

The input ENCODE is divided by two (in CMOS mode) and available off-chip at DCO+ and DCO–. These clocks can facilitate latching off-chip, providing a low skew clocking solution (see [Figure 2\)](#page-7-0). The on-chip clock buffers should not drive more than 5 pF of capacitance to limit switching transient effects on performance. Note that the output clocks are CMOS levels when CMOS mode is selected  $(S2 = 0)$  and are LVDS levels when in LVDS mode (S2 =  $V_{DD}$ ), (requiring a 100  $\Omega$ differential termination at receiver in LVDS mode). The output clock in LVDS mode switches at the ENCODE rate.

### **VOLTAGE REFERENCE**

A stable and accurate 1.23 V voltage reference is built into the AD9430 (VREF). The analog input full-scale range is linearly proportional to the voltage at VREF. Note that an external reference can be used by connecting the SENSE pin to VDD (disabling internal reference) and driving VREF with the external reference source. No appreciable degradation in performance occurs when VREF is adjusted ±5%. A 0.1 µF capacitor to ground is recommended at the VREF pin in internal and external reference applications. Float the SENSE pin for internal reference operation.



Figure 54. Using an External Reference

### **NOISE POWER RATIO TESTING (NPR)**

NPR is a test that is commonly used to characterize the return path of cable systems where the signals are typically QAM signals with a "noise-like" frequency spectrum. NPR performance of the AD9430 was characterized in the lab yielding an effective NPR = 56.9 dB at an analog input of 19 MHz. This agrees with a theoretical maximum NPR of 57.1 dB for an 11-bit ADC at 13.6 dB backoff. The rms noise power of the signal inside the notch is compared with the rms noise level outside the notch using an FFT. Sufficiently long record lengths to guarantee a sufficient number of samples inside the notch are a requirement, as well as a high order bandstop filter that provides the required notch depth for testing.

### <span id="page-26-0"></span>EVALUATION BOARD, CMOS MODE

The AD9430 evaluation board offers an easy way to test the AD9430 in CMOS mode. It requires a clock source, an analog input signal, and a 3.3 V power supply. The clock source is buffered on the board to provide the clocks for the ADC, an onboard DAC, latches, and a data ready signal. The digital outputs and output clocks are available at two 40-pin connectors, P3 and P4. (See [Figure 60.\)](#page-30-0) The board has several different modes of operation and is shipped in the following configurations:

- Offset Binary
- Internal Voltage Reference
- CMOS Parallel Timing
- Full-Scale Adjust = Low

### **POWER CONNECTOR**

Power is supplied to the board via a detachable 12-lead power strip (three 4-pin blocks). (AVDD, DRVDD, and VDL are the minimum required power connections).

#### **Table 9. Power Connector, CMOS Mode**



### **ANALOG INPUTS**

The evaluation board accepts a 1.3 V p-p analog input signal centered at ground at SMB connector J4. This signal is terminated to ground through 50  $\Omega$  by R16. The input can be alternatively terminated at transformer T1 secondary by R13 and R14. T1 is a wideband RF transformer providing the singleended-to-differential conversion, allowing the ADC to be driven differentially, minimizing even order harmonics. An optional second transformer, T2, can be placed following T1 if desired. This would provide some performance advantage  $(-1$  dB to 2 dB) for high analog input frequencies (>100 MHz). If T2 is placed, two shorting traces at the pads would need to be cut. The analog signal is low-pass filtered by R41, C12 and R42, C13 at the ADC input.

### **GAIN**

Full scale is set at E17, E18, and E19. Connecting E17 to E18 sets S5 low, full scale = 1.5 V differential; connecting E17 to E19 sets S5 high, full scale = 0.75 V differential.

### **ENCODE**

The ENCODE clock is terminated to ground through 50  $\Omega$  at SMB connector J5. The input is ac-coupled to a high speed differential receiver (LVEL16) that provides the required low jitter, fast edge rates needed for optimum performance. J5 input should be  $> 0.5$  V p-p. Power to the EL16 is set at jumper E47. Connecting E47 to E45 powers the buffer from AVDD; connecting E47 to E46 powers the buffer from VCLK/V\_XTAL.

### **VOLTAGE REFERENCE**

The AD9430 has an internal 1.23 V voltage reference. The ADC uses the internal reference as the default when jumpers E24–E27 and E25–E26 are left open. The full scale can be increased by placing optional resistor R3. The required value would vary with the process and needs to be tuned for the specific application. Full scale can similarly be reduced by placing R4; tuning is required here as well. An external reference can be used by shorting the SENSE pin to 3.3 V (place jumper E26–E25). E27–E24 jumper connects the ADC VREF pin to the EXT VREF pin at the power connector.

### **DATA FORMAT SELECT**

Data format select sets the output data format of the ADC. Setting DFS (E1 to E2) low sets the output format to be offset binary; setting DFS high (E1 to E3) sets the output to twos complement.

### **I/P TIMING SELECT**

Output timing is set at E11, E12 and E13. E12 to E11 sets S4 low for parallel output timing mode. E11 to E13 sets S4 high for interleaved timing mode.

### **TIMING CONTROLS**

Flexibility in latch clocking and output timing is accomplished by allowing for clock inversion at the timing controls section of the PCB. Each buffered clock is buffered by an XOR and can be inverted by moving the appropriate jumper for that clock.

### **CMOS DATA OUTPUTS**

The ADC CMOS digital outputs are latched on the board by four LVT574s; the latch outputs are available at the two 40-pin connectors at Pins 11–33 on P23 (Channel A) and Pins 11–33 on P3 (Channel B). The latch output clocks (data ready) are available at Pin 37 on P23 (Channel A) and Pin 37 on P3 (Channel B). The data-ready clocks can be inverted at the timing controls section if needed

<span id="page-27-0"></span>

Figure 55. Data Output and Clock @ 80-Pin Connector

### **DAC OUTPUTS**

Each channel is reconstructed by an on-board, dual-channel DAC, an AD9753. This DAC is intended to assist in debug—it should not be used to measure the performance of the ADC. It is a current output DAC with on-board 50 Ω termination resistors. [Figure 56 i](#page-27-1)s representative of the DAC output with a full-scale analog input. The scope setting is low bandwidth.

<span id="page-27-1"></span>



### **CRYSTAL OSCILLATOR**

An optional crystal oscillator can be placed on the board to serve as a clock source for the PCB. Power to the oscillator is through the VCLK/VXTAL pin at the power connector. If an oscillator is used, ensure proper termination for best results. The board has been tested with a Valpey Fisher VF561 and a Vectron JN00158-163.84. Test results for the VF561 are shown in [Figure 57.](#page-27-2) 

### **OPTIONAL AMPLIFIER**

The footprint for transformer T2 can be modified to accept a wideband differential amplifier (AD8350) for low frequency applications where gain is required. Note that Pin 2 would need to be lifted and left floating for operation. Input transformer T1 would need to be modified to a 4:1 for impedance matching and

<span id="page-27-2"></span>

Figure 57. FFT—Using VF561 CRYSTAL as Clock Source

ADC input filtering would enhance performance. See the AD8350 data sheet. SNR/SINAD performance of 61 dB/60 dB is possible and would start to degrade at about 30 MHz.



Figure 58. Using the AD8350 on the AD9430 PCB

### **TROUBLESHOOTING**

If the board does not seem to be working correctly, try the following:

- Verify power at IC pins.
- Check that all jumpers are in the correct position for the desired mode of operation.
- Verify that VREF is at 1.23 V.
- Try running clock and analog inputs at low speeds (10 MSPS/1 MHz) and monitor latch, DAC, and ADC for toggling.

The AD9430 evaluation board is provided as a design example for customers of Analog Devices, Inc. ADI makes no warranties, express, statutory, or implied, regarding merchantability or fitness for a particular purpose.



Figure 59. Evaluation Board Connections

<span id="page-29-0"></span> $\overline{a}$ 

#### **Table 10. Evaluation Board Bill of Materials—CMOS**



<sup>1</sup> P3, P23 are implemented as one physical 80-pin connector SAMTEC TSW-140-08-L-D-RA.

<span id="page-30-0"></span>

Figure 60. Evaluation Board Schematic—CMOS

Rev. C | Page 31 of 40



Figure 61. Evaluation Board Schematic—CMOS (continued)

02607-061

02607-061



Figure 64. PCB Ground Layer



Figure 65. PCB Split Power Plane



Figure 66. PCB Bottom Side Copper



Figure 67. PCB Bottom Side Silkscreen

### <span id="page-33-0"></span>EVALUATION BOARD, LVDS MODE

The AD9430 evaluation board offers an easy way to test the AD9430 in LVDS mode. (The board is also compatible with the AD9411.) It requires a clock source, an analog input signal, and a 3.3 V power supply. The clock source is buffered on the board to provide the clocks for the ADC, latches, and a data-ready signal. The digital outputs and output clocks are available at a 40-pin connector, P23. The board has several different modes of operation and is shipped in the following configurations:

- Offset Binary
- Internal Voltage Reference
- Full-Scale Adjust = Low

### **POWER CONNECTOR**

Power is supplied to the board via a detachable 8-lead power strip (two 4-pin blocks). Note for the following table that VCC, DRVDD, and VDL are the minimum required power connections, and LVEL16 clock buffer can be powered from VCC or VDL at E47 jumper.

#### **Table 11. Power Connector, LVDS Mode**



### **ANALOG INPUTS**

The evaluation board accepts a 1.3 V p-p analog input signal centered at ground at SMB connector J4. This signal is terminated to ground through 50  $\Omega$  by R16. The input can be alternatively terminated at T1 transformer secondary by R13 and R14. T1 is a wideband RF transformer providing the single-ended-to-differential conversion, allowing the ADC to be driven differentially, minimizing even-order harmonics. An optional second transformer, T2, can be placed following T1 if desired. This provides some performance advantage  $(-1 - 2dB)$  for high analog input frequencies (>100 MHz). If T2 is placed, two shorting traces at the pads need to be cut. The analog signal can be low-pass filtered by R41, C12 and R42, C13 at the ADC input. A wideband differential amplifier (AD8351) can be configured on the PCB for DC-coupled applications. Remove C6, C15, C30 to prevent transformer loading of the amp. See the PCB schematic for more information.

### **GAIN**

Full scale is set at E17–E19, E17–E18 sets S5 low, full scale = 1.5 V differential; E17–E19 sets S5 high, full scale =  $0.75$  V differential. Best performance is obtained at 1.5 V full scale.

### **CLOCK**

The CLOCK input is terminated to ground through a 50  $\Omega$ resistor at SMB connector J5. The input is ac-coupled to a high speed differential receiver (LVEL16) that provides the required low jitter, fast edge rates needed for optimum performance. J5 input should be > 0.5 V p-p. Power to the LVEL16 is set at Jumper E47. E47–E45 powers the buffer from AVDD; E47–E46 powers the buffer from VCLK/V\_XTAL.

### **VOLTAGE REFERENCE**

The AD9430 has an internal 1.23 V voltage reference. The ADC uses the internal reference as the default when jumpers E24–E27 and E25–E26 are left open. The full scale can be increased by placing optional resistor R3. The required value varies with the process and needs to be tuned for the specific application. Full scale can similarly be reduced by placing R4; tuning is required here as well. An external reference can be used by shorting the SENSE pin to 3.3 V (place jumper E26–E25). Jumper E27–E24 connects the ADC VREF pin to the EXT\_VREF pin at the power connector.

### **DATA FORMAT SELECT**

Data format select (DFS) sets the output data format of the ADC. Setting DFS low (E1–E2) sets the output format to be offset binary; setting DFS high (E1–E3) sets the output to twos complement.

### **DATA OUTPUTS**

The ADC LVDS digital outputs are routed directly to the connector at the card edge. Resistor pads have been placed at the output connector to allow for termination if the connector receiving logic does not have the required differential termination for the data bits and DCO. Each output trace pair should be terminated differentially at the far end of the line with a single 100 ohm resistor.

### **CRYSTAL OSCILLATOR**

An optional crystal oscillator can be placed on the board to serve as a clock source for the PCB. Power to the oscillator is through the VCLK/VXTAL pin at the power connector. If an oscillator is used, ensure proper termination for best results. The board has been tested with a Valpey Fisher VF561 and a Vectron JN00158-163.84.

No.	Quantity	<b>Reference Designator</b>	<b>Device</b>	Package	<b>Value</b>	<b>Comment</b>
$\mathbf{1}$	33	C1, C4-C11, C15-C17, C19-C32, C35, C36, C58-C62	Capacitors	0603	$0.1 \mu F$	C3, C18, C39, C40
		C3, C18, C39, C40				Not placed
2	4	C33, C34, C37, C38	Capacitor	0402	$0.1 \mu F$	C33, C34,
						C37, C38
						Not placed
3	$\overline{4}$	$C63-C66$	Capacitor	<b>TAJD</b> CAPL	10 uF	
4	$\mathbf{1}$	C <sub>2</sub>	Capacitor	0603	10 pF	C <sub>2</sub>
						Not placed
5	$\overline{2}$	C12, C13	Capacitor	0603	20 pF	C12, C13 Not placed
6	$\overline{2}$	J4, J5	Jacks	SMB		
7	$\overline{2}$	P21, P22	Power connectors	25.602.5453.0		
			Top	Wieland		
8	2	P21, P22	Power connectors	Z5.531.3425.0		
			Posts	Wieland		
		P23	40-pin right-angle			
9	1		connector	Digi-Key S2131-20-ND		
10 <sup>°</sup>	16	R1, R6-R12, R15, R31-R37	Resistor	0402	100 $\Omega$	R1, R6-R12, R15, R31-37
						Not placed
11	$\mathbf{1}$	R <sub>2</sub>	Resistor	0603	3.8 k $\Omega$	
12	3	R5, R16, R27	Resistor	0603	50 $\Omega$	
13	2	R17, R18	Resistor	0603	510 $\Omega$	
14	2	R19, R20	Resistor	0603	$150 \Omega$	
15	2	R29, R30	Resistor	0603	1 k $\Omega$	
16	2	R41, R42	Resistor	0603	25 $\Omega$	
17	$\overline{2}$	R <sub>3</sub> , R <sub>4</sub>	Resistor	0603	3.8 k $\Omega$	
18	2	R13, R14	Resistor	0603	$25 \Omega$	R13, R14
						Not placed
19	6	R22, R23, R24, R25, R26, R28	Resistor	0603	100 $\Omega$	R22, R23,
						R24, R25,
						R <sub>26</sub> , R <sub>28</sub>
						Not placed
20	5	R38, R39, R40, R45, R47	Resistor	0402	$25 \Omega$	R38, R39, R40, R45,
						R47
						Not placed
21	2	R43, R44	Resistor	0402	10 $k\Omega$	R43, R44
						Not placed
22	$\mathbf{1}$	R46	Resistor	0402	$1.2 \text{ k}\Omega$	R46
						Not placed
23	$\overline{2}$	R48, R49	Resistor	0402	0Ω	R48, R49
						Not placed
24	$\overline{2}$	R50, R51	Resistor	0402	1 k $\Omega$	R50, R51
			RF transformer			Not placed
25	$\mathbf{1}$	T1 T <sub>2</sub>		Mini circuits		T <sub>2</sub> Not placed
				ADT1-1WT		
26	$\mathbf{1}$	U <sub>2</sub>	RF amp	AD8351		
27	$\mathbf{1}$	U9	Optional crystal oscillator	JN00158 or <b>VF561</b>		
28	$\mathbf{1}$	U1	AD9430	<b>TQFP-100</b>		
29	$\mathbf{1}$	U3	MC100LVEL16	SO8NB		

**Table 12. Evaluation Board Bill of Material—LVDS PCB** 





Figure 68. Evaluation Board Schematic—LVDS



Figure 69. Evaluation Board Schematic—LVDS (continued)



Figure 70. Evaluation Board Schematic—LVDS (continued)



Figure 71. PCB Top Side Silkscreen—LVDS



Figure 72. PCB Top Side Copper—LVDS



Figure 73. PCB Ground Layer—LVDS



Figure 74. PCB Split Power Plane—LVDS



Figure 75. PCB Bottom Side Copper—LVDS



Figure 76. PCB Bottom Side Silkscreen—LVD

S

### <span id="page-39-0"></span>OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-026AED-HD<br>1. CENTER FIGURES ARE TYPICAL UNLESS OTHERWISE NOTED.<br>2. THE AD9411 HAS A CONDUCTIVE HEAT SLUG TO HELP DISSIPATE HEAT AND ENSURE RELIABLE OPERATION OF  **THE DEVICE OVER THE FULL INDUSTRIAL TEMPERATURE RANGE. THE SLUG IS EXPOSED ON THE BOTTOM OF THE PACKAGE AND ELECTRICALLY CONNECTED TO CHIP GROUND. IT IS RECOMMENDED THAT NO PCB SIGNAL TRACES OR VIAS BE LOCATED UNDER THE PACKAGE THAT COULD COME IN CONTACT WITH THE CONDUCTIVE SLUG. ATTACHING THE SLUG TO A GROUND PLANE WILL REDUCE THE JUNCTION TEMPERATURE OF THE DEVICE WHICH MAY BE BENEFICIAL IN HIGH TEMPERATURE ENVIRONMENTS.**

Figure 77.100-Lead Thin Quad Flat Package, Exposed Pad [TQFP/EP]

(SV-100-1)

Dimensions shown in millimeters

#### <span id="page-39-2"></span>**ORDERING GUIDE**



<span id="page-39-3"></span><span id="page-39-1"></span> $1 Z = PB$ -free part.

 $\overline{a}$ 

**© 2004 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. C02607-0-11/04(C)**



www.analog.com